www.altera.com

• 
  
  
  
  

  
  






• Switching From ASIC Design :: asic design
  The Quartus II software provides methodologies and features that enable ASIC designers to successfully design for Altera FPGAs and structured ASICs with high performance and productivity.
  Voir Switching From ASIC Design
• FPGA Design Flow :: design fpga
  Altera?s Quartus II software leads the industry as the most comprehensive environment available for FPGA designs, delivering unmatched performance, efficiency, and ease- of- use.
  Voir FPGA Design Flow
• Structured ASIC Design Flow :: asic design, asic design flow
  Designers can now use the same design tools, intellectual property (IP), and verification methodologies used for FPGAs to design for HardCopy devices.
  Voir Structured ASIC Design Flow
• Verilog HDL Examples :: verilog hdl, filter design hdl
  The following examples provide instructions for implementing functions using Verilog hardware description language (HDL).
  Voir Verilog HDL Examples
• Verilog HDL: Basic FIR Filter :: filter design hdl
  This document describes the implementation of a basic finite impulse response (FIR) filter in Stratix devices.
  Voir Verilog HDL: Basic FIR Filter